Integración y Validación en Laboratorio de Contramedidas Frente a Ataques Laterales en Criptocircuitos Microelectrónicos

Referencia: TEC2016-80549-R

Tipo: Proyecto de investigación
Programa financiador: Plan Estatal 2013-2016 Retos - Proyectos I+D+i
Entidad financiadora: Ministerio de Economía y Competitividad
Ámbito: Nacional
Convocatoria competitiva:
Fecha de inicio: 30/12/2016
Fecha de fin: 29/12/2019
Participantes en la financiación
Nombre Rol
Jiménez Fernández, Carlos Jesús Responsable
Acosta Jiménez, Antonio José Responsable
Mora Gutiérrez, José Miguel Investigador/a
Baena Oliva, María del Carmen Investigador/a
Canas Moreno, Salvador Investigador/a
Tena Sánchez, Erica Investigador/a
Parra Fernández, María del Pilar Investigador/a
Valencia Barrero, Manuel Investigador/a
Delgado Lozano, Ignacio María Investigador/a
Potestad Ordoñez, Francisco Eugenio Investigador/a
Publicaciones relacionadas
Tipo Año Título Fuente
Artículo 2021 Design and analysis of secure emerging crypto-hardware using HyperFET devices IEEE Transactions on Emerging Topics in Computing
Artículo 2020 An academic approach to FPGA design based on a distance meter circuit IEEE REVISTA IBEROAMERICANA DE TECNOLOGIAS DEL APRENDIZAJE-IEEE RITA
Artículo 2020 ASIC design and power characterization of standard and low power multi-radix trivium IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
Artículo 2020 Breaking trivium stream cipher implemented in asic using experimental attacks and dfa SENSORS
Ponencia 2020 Hamming-code based fault detection design methodology for block ciphers Proceedings - IEEE International Symposium on Circuits and Systems
Ponencia 2020 Learning VHDL through teamwork FPGA game design Proceedings - 2020 14th Technologies Applied to Electronics Teaching Conference, TAEE 2020
Artículo 2020 Projection of dual-rail dpa countermeasures in future finfet and emerging tfet technologies ACM Journal on Emerging Technologies in Computing Systems
Artículo 2019 Logic minimization and wide fan-in issues in DPL-based cryptocircuits against power analysis attacks INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
Ponencia 2018 Distance measurement as a practical example of FPGA design 2018 XIII TECHNOLOGIES APPLIED TO ELECTRONICS TEACHING CONFERENCE (TAEE)
Ponencia 2018 Effect of temperature variation in experimental DPA and DEMA attacks 2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS)
Ponencia 2018 FPGA design example for maximum operating frequency measurements 2018 XIII TECHNOLOGIES APPLIED TO ELECTRONICS TEACHING CONFERENCE (TAEE)
Artículo 2017 Multiradix trivium implementations for low-power IoT hardware IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo 2017 Power and energy issues on lightweight cryptography JOURNAL OF LOW POWER ELECTRONICS
Artículo 2017 Vulnerability analysis of trivium FPGA implementations IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Nota: la fuente de financiación de las publicaciones se ha obtenido de WOS